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Etching-dependent reproducible memory switching in vertical SiO2 structures
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Vertical structures of SiO2 sandwiched between a top tungsten electrode and conducting non-
metal substrate were fabricated by dry and wet etching methods. Both structures exhibit similar
voltage-controlled memory behaviors, in which short voltage pulses (1 µs) can switch the devices
between high- and low-impedance states. Through the comparison of current-voltage characteristics
in structures made by different methods, filamentary conduction at the etched oxide edges is most
consistent with the results, providing insights into similar behaviors in metal/SiO/metal systems.
High ON/OFF ratios of over 104 were demonstrated.
Resistive switching materials have been studied in-
tensively as candidates for non-volatile memories. A
metal/insulator/metal (MIM) sandwich structure is usu-
ally adopted, with ”M” extending to good conduct-
ing non-metals[1]. Many oxides such as TiO2 [2],
NiO [3], Nb2O5 [4], SrTiO3 [5], and perovskites [6]
have been investigated and shown to have voltage- or
current-controllable bistable low-impedance (ON) and
high-impedance (OFF) states. One oxide, SiO2, can work
as a solid electrolyte in a metal-doped switching system
[7]. Meanwhile, the amorphous form of SiO can exhibit
memory phenomena [8, 9, 10, 11, 12, 13]. In such a sys-
tem, several tens or hundreds of nanometers of SiO is
evaporated between two metal electrodes. After electro-
forming, the voltage-controllable conductance states can
be varied by a factor up to 103. Various models have
been proposed to account for the switching behaviors,
such as ion injection[9], a filamentary model [10], and
defect introduction by vacancies [11].
In this letter, we report reproducible resistive switch-
ing behaviors in M/SiO2/M vertical structures, fabri-
cated by either wet or dry etching methods. We find
that the switching in our system apparently happens at
the vertical edges produced by the etching process. This
constrained conduction path, dependent on the etching
methods, can lead to an ON/OFF ratio exceeding 104,
an order of magnitude larger than that achievable in
M/SiO/M systems [8]. The particular current-voltage
(I-V) characteristics in structures produced by different
etching methods provide further insights into the under-
lying filamentary character of conduction in SiOx switch-
ing systems.
Structures with two different oxide growth meth-
ods were examined. SiO2 with a thickness of 50 nm
was grown by (1) thermal oxidization of a silicon sub-
strate and (2) plasma-enhanced chemical vapor deposi-
tion (PECVD) on a TiN/Si substrate (TiN was deposited
by physical vapor deposition (PVD) on Si). Likewise,
vertical M/SiO2/M structures were fabricated by two dif-
ferent approaches. In the first approach, a lift-off pro-
cess was used to define circular tungsten (W) electrodes
(by sputtering, with 5 nm-thick Ti adhesion layer) hav-
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FIG. 1: (Color online) (a). I-Vs of a forward (0→8 V) and
subsequent backward (8→0 V) sweeps in DEV-1. The inset
is a schematic of the device. The dashed line divides the bias
regions of ”I” and ”II”. (b). A series of reading the device
state by applying bias pulses of +1 V (1 µs). After every five
readings, the device was set by an erasing pulse (+8 V, 1 µs)
or a writing pulse (+4 V, 1 µs) as show in the corresponding
upper panel.
ing thicknesses of 100 nm and diameters of 50 µm. 10:1
buffered oxide etch (BOE, J. T. Baker) was used to re-
move the surrounding SiO2, leaving the layer underneath
the W electrode protected (device type 1 or DEV-1, see
inset in Fig. 1a). In the second approach, reactive ion
etching (RIE) was used to define the vertical sandwich
structures. 10 nm of TiN and 100 nm of W were first
deposited on SiO2 by PVD. A 70×70 µm
2 photoresist
area was then patterned by photolithography and used as
the sacrificial mask. Corresponding etching recipes (e.g.,
SF6/BCl3/Cl2 for W etching; BCl3/Cl2 for TiN etch-
ing; and CF4/CHF3 for SiO2 etching) were used with the
layered structure underneath the photoresist protected,
thereby forming the vertical structure (DEV-2, see in-
set in Fig. 2a). A several-minute annealing at 600 oC
in an Ar/H2 environment was performed before electri-
cal characterizations. Measurements were done using an
Agilent 4155C semiconductor parameter analyzer under
a single sweep mode. Bias voltage was applied by a
probe tip at the top W electrode with the conducting
substrate grounded. All data was collected in vacuum
( 10−2 mTorr) at room temperature, unless otherwise
specified.
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FIG. 2: (Color online) (a). A set of I-Vs by forward and
subsequent backward sweeps in DEV-2, with black (bottom),
red (middle), and blue (top) curves corresponding to sweep
bias ranges of 0-10, 0-8, and 0-6 V, respectively. Inset is a
device schematic. (b). A series of reading the device state by
applying bias pulses (1 µs) of +2 V (five reads between each
set of writing-erasing pulses). The device undergoes OFF-
state changes by applying erasing pulses (1 µs) of different
magnitudes of +10 V, +8 V, and +7 V (with the writing
pulse +4 V unchanged) as shown correspondingly in the upper
panel.
Fig. 1a shows the typical I-Vs in a formed DEV-1 de-
vice under a forward (0→8 V) sweep and then a backward
(8→0 V) sweep of the top electrode relative to the bot-
tom one. The forward sweep features a high-impedance
state at low bias (region ”I” in Fig. 1a), with a sud-
den current jump at ∼3.3 V and then a sudden drop at
∼5 V back into a high-impedance state. The backward
sweep, from high bias back toward 0 V, shows a low-
impedance state at region ”I”. This hysteretic behavior
results from a voltage-controlled resistance change in the
higher bias (writing) range (region ”II” in Fig. 1a), in-
dicated by the sudden rise in current during the forward
sweep. A rapid falling edge of voltage in this region can
write the device into a conductance state corresponding
to this ending voltage[8]. For example, a rapid voltage
drop at 4 V writes the device into an ON state, while one
at 8 V erases the device into OFF The obtained state can
be read out at the low bias region ”I” without being de-
stroyed, allowing the structure to act as a non-volatile
memory device. Pulses as narrow as 1 µs (limited by
instrumentation) were applied to read, write and erase
the device (Fig. 1b), with an ON/OFF ratio over 104
achieved. The memory states are stable against reading,
showing no degradation in ON- or OFF-state conduction
after 1000 read operations.
Similarly, Fig. 2a (black curves) shows the typical hys-
teresis I-Vs in DEV-2 devices with bias sweeps as de-
scribed above. Compared to those in Fig. 1a from the
DEV-1 device, the I-Vs here have (1) higher ON and OFF
currents and (2) comparatively smooth current changes
in the writing region. The conductance change in this
region, without a drastic rise or drop, means that the
conductance state of the device can be changed semi-
continuously by applying bias pulses of different ampli-
tudes. The color curves in Fig. 2a show how different
bias sweep ranges (thus different final writing voltages)
change the conduction states of the device Decreasing
of the sweep range leads to a gradual decline in the
ON/OFF ratio because of an increasing current in the
OFF state set by the reduced final bias (the ON current
tends to increase at a rate much smaller than that of
increase in the OFF current). The writing region tends
to shift toward low bias, indicated by the shift of the
current-rise edge in the forward sweep. A multilevel or
analog memory [8, 14] is demonstrated in Fig. 2b by ap-
plying erasing bias pulses of different amplitudes. The
adjustable ON/OFF ratio is less than 103 due to com-
paratively large OFF currents.
To clarify where the switching takes place in these
vertical devices, W or W/TiN electrodes with the same
thicknesses and sizes were deposited on the (PECVD)
SiO2/TiN/Si substrate, without doing any etching of
the oxide (see left schematic in Fig. 3a), or on wet-
etching defined SiO2 pillars of larger diameter on the
(thermal) SiO2/Si substrate (see right schematic in Fig.
3a). The samples were annealed under the same condi-
tions as those adopted for the previous structures and
then characterized via electrical measurements. No con-
duction was observed up to a bias of 25 V (I∼10−12
A). Devices with different diameters (25 µm, 50 µm,
and 100 µm) were also made and the ON currents were
collected for DEVs-1 and another type of wet-etching
defined W/Ti/(PECVD) SiO2/TiN/Si devices (DEVs-3,
see schematic in Fig. 3b). For both DEVs-1 and DEVs-3,
the ON currents scale approximately with the diameter
(black dashed lines in Fig. 3d-e) rather than with the
device area (red dotted lines in Fig. 3d-e). These results
imply that conduction and switching only take place after
the etching and are likely localized at the vertical SiO2
edges. The I-Vs of DEVs-3 tend to have features combin-
ing attributes of DEV-1 and DEV-2. DEVs-3 typically
have higher ON and OFF currents than those in DEV-1,
but lower than those in DEV-2 (at the same bias sweep
ranges). The forward sweep still begins with a sudden
current rise in the writing region, but then follows a less
intense declining tail. Fig. 3c shows three forward I-Vs
from each of the three types of devices. We suspect that
surface differences resulting from etching methods and
oxide growth techniques are responsible for this varia-
tion.
The surface nature of the conduction is further sup-
ported by the response of devices to annealing in a reduc-
ing atmosphere. A several-minute thermal annealing at
600 oC in Ar/H2 was necessary to observe the switching
in wet etched devices. Before annealing, a majority (over
80%) of the devices was non-conducting (e.g., I∼10−12 A
at a bias up to 25V). Detectable conduction began to take
place after the thermal annealing in the reducing environ-
ment. An electroforming process takes place by sweeping
to high voltages (e.g., 20 V). Large current fluctuations
gradually move toward lower bias voltages in subsequent
sweeps. Finally, reproducible forward I-Vs as described
previously are established. For the devices fabricated by
dry etching (DEV-2), a similar forming process can take
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FIG. 3: (Color online) (a). Schematics of devices with (left)
no SiO2 etching and (right) etched SiO2 pillar with a smaller
on-top electrode. (b). Schematic of DEV-3. (c). A set of for-
ward sweeps starting with the OFF states in the formed ver-
tical structures of DEV-1 (black curve), DEV-2 (blue curve),
and DEV-3 (red curve). (d). ON currents at +1 V (writ-
ten by 1 µs, +5V pulses) for DEVs-1 and (e) ON currents
at +1 V (written by 1 µs, +4 V pulses) for DEVs-3, with
each type having device diameters of 25 µm (rectangles), 50
µm (circles), and 100 µm (triangles). 25 data points/devices
were collected for each size. The dashed black lines describe
a (diameter) scaling and the dotted red lines scaling.
place even before the annealing. An annealing simply
obviates this forming process by introducing the device
into a formed ON state for the first forward sweep.
All three device types have similarities once opera-
tional. They have (1) similar reading/writing bias ranges
(see Fig. 3c), (2) similar noise distributions with compar-
atively smooth I-Vs at the reading bias range and larger
fluctuations in the writing region, and (3) fast switch-
ing time down to 1 µs. Low-temperature tests show that
these devices cannot be electroformed at a temperature
below 150 K, while the ON-state conductance shows rela-
tively little temperature dependence down to 100 K [15].
Our other tests show that the switching and forming pro-
cesses in all types of the devices are bias-polarity indepen-
dent. Since all the devices are asymmetric in structure
with non-metallic substrates of either Si or TiN/Si, metal
filament formation is unlikely to be responsible for the ob-
served switching because such a process usually involves
metal ion migration or injection from the electrode, which
is bias-polarity dependent [1]. Moreover, metal filaments
generally have higher ON currents than those observed
here. All the observed characteristics resemble those in
the M/SiO/M system [8], where SiO plays the essential
switching role. In our structures we suggest that nonstoi-
chiometric SiOx at the etched oxide edges is the switching
medium.
While M/SiO/M systems were first studied decades
ago, the detailed underlying switching mechanism re-
mains debatable [8]. The surface-restricted switching in
our system may offer insights. The I-Vs in DEVs 1-3
mainly differ in the current magnitudes and fluctuations.
As shown in Fig. 3c, with the decreasing of the oper-
ating current level, the current fluctuations in the writ-
ing bias region increase. Note that in Fig. 3c the OFF
current of DEV-2 is much larger than that of DEV-1,
changing from a relatively smooth I-V into one with dis-
crete steps. We suggest that this is a consequence of
having an ensemble of conducting paths in DEV-2 and
only a few paths in DEV-1. The sweep-to-sweep varia-
tion in switching voltages even in the same DEV-1 further
indicates the discrete nature of conduction paths. One
can imagine that a large ensemble of DEVs-1 in parallel
would lead to the comparatively smooth I-V in DEV-2
due to a variety of current rise and drop edges. The
I-V of DEV-3 in Fig. 3c is consistent with this idea,
with an intermediate conductance device DEV-3 having
features between the two limits of DEV-1 and DEV-2.
It is straightforward that a large number of paths with
non-uniform writing/erasing biases would limit the over-
all ON/OFF ratio, while reducing the path number can
push this ratio up, as demonstrated in DEV-1 with an
ON/OFF ratio > 104. Currently the device size is lim-
ited due to our instrumentation (e.g., the size of probe tip
for measurement). The variation in ON currents for de-
vices with the same nominal sizes (see Fig. 3d-e) implies
that the switching likely takes place locally at some parts
of the SiO2 vertical edge instead of uniformly along the
entire circumference. It is thus expected that the device
size could be further reduced, even down to one com-
parable to the actual switching region, which could be
small due to the filamentary nature. Devices can have
OFF currents at the noise level of our instrumentation
(∼ 10−12 A), giving an ON/OFF ratio approaching 106
[15] even at the current device size. These traits indicate
the possibility of high-density memory arrays based on
this switching.
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5Supplementary material for “Etching-dependent
reproducible memory switching in vertical SiO2
structures”
Due to space limitations in the main manuscript, here
we show two supplemental figures that provide further
information about the experiments.
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FIG. S1: I − V s measured at different temperatures for four
individual DEVs-3 (D = 50 µm). The devices were set at dif-
ferent conducting states, from high to low (a→d). They indi-
cate little temperature dependence for the conduction down
to 100 K.
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FIG. S2: Memory-state readings of a DEV-1 (D = 25 µm)
by applying bias pulses of +1 V (1 µs). The device was either
written into an ON state by a (+5 V, 1 µs) pulse or erased
into an OFF state by a (+10 V, 1 µs) pulse after every five
readings. It shows that the OFF currents are at the noise
level of our instrumentation (10−12 A) and an ON/OFF ratio
approaching to 106.
